

SRI BHARATHI

ENGINEERING COLLEGE FOR WOMEN

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai)

Kaikkurichi, Pudukkottai -622 303

www.sbec.edu.in

NAAC DOCUMENTS



Quality Indicator Frame Work

Criterion – 1 CURRICULAR ASPECTS

Submitted by

IQAC
Internal Quality Assurance Cell

Sri Bharathi Engineering College for Women



(Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

Criterion 1	Curricular Aspects	100
CIICIIOII I	Culticular rispects	100

- 1.1 Curricular Planning and Implementation(20)
- 1.1.1 The Institution ensures effective curriculum planning and delivery through a well-planned and documented process including Academic calendar and conduct of continuous internal Assessment

Table of contents

S.No	Description
1	Preface of the Course File
2	Review of Course File
3	Work Load
4	Course Plan
5	Content Beyond Syllabus
6	Assignment Question Paper
7	Assignment -Rubrics Based Evaluation
8	Tutorial Question Paper
9	Tutorial -Rubrics Based Evaluation
10	Academic Audit Form
11	Student Feedback on Faculty
12	Internal Assessment Schedule
13	Cycle Test Question Paper
14	Cycle Test Answer Key
15	Cycle Test Sample Answer Sheet
16	Cycle Test Co Based Mark Entry
17	Root Cause Analysis
18	Retest Schedule
19	Retest Sample Question Paper
20	Retest Attendance Sheet
21	Retest Co Based Mark Entry
22	Internal Mark Sheet- Anna University Portal
23	Co Po Attainment

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

PREFACE OF THE COURSE FILE

Batch

: 2018-2022

Academic Year

: 2019-2020 / ODD

Program

: ELECTRICAL AND ELECTRONICS ENGINEERING

Year & Semester

: 2nd Year / 3rd Semester

Course Code

: EE 8351

NBA Course Code: C202

Name of the Course

: Digital Logic Circuits

Faculty in-charge

: R.RAGADHARSHINI AP / EEE

R. R. Signature of the Faculty Incharge

Dr. S.THILAGAVATHI M.E., Ph.D.

SRI BHARATHI ENGINEERING COLLEGE FOR 1A-1 1EN Kaikkurchi - 622 303, Pudukkotlai Dt. HoD / EEE

HOD EEE

SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
KAIKKURICHI.

PUDUKKOTTAI - 622 303.

(Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

REVIEW OF COURSE FILE

(to be pasted on the inner side of the file-backside).(#-State Yes/No.)

S.N	Details Date:	R-I-*	R-II-*&	R-III- *&	R-IV- *&\$	R-V- *&\$@
1.	Preface of the course file	Yes	1	-		αψα
	Vision, Mission, PEOs, POs, PSOs, Blooms	1 es				
2.	taxonomy	Yes				
3.	Subject handlers of yesteryears	Yes		*** *** ***		
4.	Timetable/Workload of the staff – Distribution of teaching load – Roles and Responsibilities	Yes				
5.	Syllabus signed by staff & HoD	Tes				
6.	Lecture Schedule signed by staff & HoD	Yes				-
7.	Course Committee meeting circular and minutes	NA				
8.	Identification of Curricular gap and Content Beyond the syllabus	Yes				
9.	Self-study topics	Yes				
10.	Previous AU Question papers					-
11.		Yes				
	Unit wise Q&A and Objective type questions Unit wise course material	408				
12.		Yes				
13.	Assignment question paper with sample answer sheets and mark entry		Yes			
14.	Tutorial question paper with key and mark entry		yes			
15.	Class test/IA test Q Paper with Key, sample answer papers and mark entry		Yes			
16.	IA Test- result analysis-CAP-evidence-root cause analysis.		Yes			
17.	Retest -Q paper-Attendance-marks			Yes		
18.	AU Web portal entry sheet			Yes		
19.	Very poor performance in first two tests-action takencommunication to parents-evidence			Yes		
20.	Absence for two tests-action taken-communication to parents-evidence.			1		
21.	Indiscipline of student reported, if any			_		
22.	Special class/coaching class/remedial class/attendance-CAP			Yes		
23.	Conduct of Seminar, Quizzes - proof			401		
24.	Content beyond the syllabus - proof			yes		
25.	Student feedback on faculty			40)	4.	
26.	Course end survey				Yes	
27.	Internal Assessment sheet				Yes	
28.	AU question paper with students feedback				Yes	
	Discrepancy of the question paper and				Yes	
29.	correspondence, if any				Yes	
30.	AU result analysis-Details of arrear students.					401
31.	AU grade sheet					You
32.	CO – PO & PSO attainment sheet					Yes
1	Signature of Course handling faculty	R.Ryli	R.Ryl	R.RHL	R.RHL	RRX
	Signature of HoD HOD EEE	o Si	2 Soi	Sin	انناکه ،	o di

Dr. S.THILAGAVATHI MEOLUEGE FOR WOMEN
PRINCIPAL
SRI BHARATHI ENGINEERING
SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
Kaikkurchi - 622 303, Pudukkottai Dt.



Kaikkurichi, Pudukottai – 622 303.

DEPARTMENT OF EEE

INDIVIDUAL STAFF WORKLOAD (2019-2020) ODD SEMESTER

S. NO.	NAME OF THE STAFF	SUBJECTS HANDLED	YEAR & DEPT	HOURS ALLOCATED	TOTAL HOURS
1.	Mrs.A.PRIMROSE	OMD551 –Basics of Bionedical Instrumentation	III EEE & ECE	5	11
-		MG6851- Principle of Management	IVEEE	6	
	a kard break	EE6701-High Voltage Engineering	IV EEE	6	
2.	Mrs. SUSILADEVI.S	ORO551-Renewable Energy Sources	III/CIVL	333 5 M	14
VI.	MENN SON SERVICE DIE PERSON SON SERVICE PERSON SERVICE PER	EE6711 –Power System Simulation Laboratory	IV EEE	3	
	Mr. SATHYARAJ.J	EE8501-Power System Analysis	HIEEE	5	
3.		EE6703-Special Electrical Machines	IV EEE	5	13
		EE8311-Electrical Machines-I Laboratory	H EEE	3	
	10.0	EE8391-Electromagnetic Theory	H EEE	5	22.5725
4.	Ms.K.A.MUTHULAKSHMI	EC8353-Electron Devices and Circuits	III EEE	5	10
		EC8391-Control System Engineering	II ECE	5	
5.	Mrs.R.AKILANDESWARI	EE6702- Protection and Switchgear	IV EEE	5	13
		EE8511- Control and Instrumentation Laboratory	III EEE	3	
		EE8301-Electrical Machines-I	II EEE	6	
6.	Ms.S.DEVAKI	EE8511- Control and Instrumentation Laboratory	III EEE	3	11
		EE6712- Comprehension	IV EEE	2	
7.	Me M ARIDAMI	EE8852- Power Electonics	III EEE	5	
	Ms.M.ABIRAMI	OMD551 –Basics of Bionedical Instrumentation	III CSE	5	10

Dr. S:THILAGAVATHI M.E., Ph.D.,
PRINCIPAL
SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN

Kaikkurchi - 622 303, Pudukkottai Dt.

Q	Mrs.PL.KAVITHA	EE6008- Microcontroller Based System Design	IV EEE	5	10
0.	WIS.F L.RAVIIIA	ME8792- Power Plant Engineering	H EEE	5	
Mrs R RAGADHARSHIN	Mrs. R.RAGADHARSHINI EE6004- Flexible AC Transmission Systems		IV EEE	5	11
9.	53 F83 M/46 (100)	EE8351- Digital Logic Circuits	H EEE	6	

HOD
HOD EEE
SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
KAIKKURICHI,
PUDUKKOTTAI - 622 303.

PRINCIPAL

PRINCIPAL

PRINCIPAL

SRI BHARATHI ENGINEERING

COLLEGE FOR WOMEN

KAIKKURICHI - 622 303.

PUDUKKOTTAI DISTRICT

Dr. S.THILAGAVATHI M.E., Ph.D.

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

Kaikkurchi - 622 303, Pudukkottai Dt.

DISTRIBACIONATHIN

ESTERNASSAFET ENGINEERING CULLEGE FOR WOMEN Kaikkustu-GLZ 193 Produktur DL



SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN (Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) KAIKKURICHI, PUDUKKOTTAI – 622 303 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

COURSE PLAN

Subject code: EE 8351

Branch/Year/Sem: B.E EEE/II/III

Subject Name: DIGITAL LOGIC CIRCUITS

Batch: 2018-2022

Staff Name: R.RAGADHARSHINI

Academic year: 2019-2020

COURSE OBJECTIVE

- To study various number systems and simplify the logical expressions using Boolean functions.
- · To study combinational circuits.
- · To comprehend simulation using software package.
- · To design various synchronous and asynchronous circuits.
- To introduce asynchronous sequential circuits and PLDs.
- · To introduce digital simulation for development of application oriented logic circuits.

TEXT BOOK:

- T1. James W. Bignel, Digital Electronics, Cengage learning, 5th Edition, 2007.
- T2. Morris Mano.M, 'Digital Logic and Computer Design', Prentice Hall of India, 3rdEdition, 2005.
- T3. Comer "Digital Logic & State Machine Design, Oxford, 2012.

REFERENCES:

- R1. Mandal, "Digital Electronics Principles & Application, McGraw Hill Edu, 2013.
- R2. William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.
- R3. Thomas L.Floyd, 'Digital Fundamentals', 11th edition, Pearson Education, 2015.
- R4. Charles H.Roth, Jr, Lizy Lizy Kurian John, 'Digital System Design using VHDL, Cengage, 2013.
- R5. D.P.Kothari, J.S.Dhillon, 'Digital circuits and Design', Pearson Education, 2016.

WEB RESOURCES

W1: https://drive.google.com/file/d/1k4smOjN2KroypS6DJFWobYNSRriReHsR/view

W2: https://drive.google.com/file/d/1Srb2uBfYS3iv h0Z1rSXgp8BJ3mOwU6d/view

W3: https://ocw.mit.edu/courses/6-973-communication-system-design-spring-2006/44d1cff68d0f994cca25442de3

TEACHING METHODOLOGIES:

> BB

- BLACK BOARD

> PPT

- POWER POINT PRESENTATION

Dr. S.THILAGAVATHI M.E., Ph.D.,

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

Kaikkurchi - 622 303, Pudukkoitai Dt.

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

EE8351

DIGITAL LOGIC CIRCUITS

2 3 2 0

UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES

6+6

Review of number systems, binary codes, error detection, and correction codes (Parity and Hamming code) -Digital Logic Families -comparison of RTL, DTL, TTL, ECL and MOS families - operation, characteristics of digital logic family.

UNIT II COMBINATIONAL CIRCUITS

6+6

Combinational logic - representation of logic functions-SOP and POS forms, K-map representations minimization using K maps - simplification and implementation of combinational logic - multiplexers and de multiplexers - code converters, adders, subtractors, Encoders and Decoders.

UNIT IIISYNCHRONOUS SEQUENTIAL CIRCUITS

6+6

Sequential logic- SR, JK, D and T flip flops - level triggering and edge triggering - counters asynchronous and synchronous type - Modulo counters - Shift registers - design of synchronous sequential circuits - Moore and Mealy models- Counters, state diagram; state reduction; state assignment.

UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS AND PROGRAMMABILITY LOGIC DEVICES

6+6

Asynchronous sequential logic Circuits-Transition stability, flow stability-race conditions, hazards &errors in digital circuits; analysis of asynchronous sequential logic circuits-introduction to Programmability Logic Devices: PROM - PLA -PAL, CPLD-FPGA.

UNIT V VHDL

6+6

RTL Design - combinational logic - Sequential circuit - Operators - Introduction to Packages -Subprograms - Test bench. (Simulation /Tutorial Examples: adders, counters, flip flops, Multiplexers & De multiplexers).

TOTAL: 60 PERIODS

Faculty Incharge

Dr. S.THILAGAVATHIM.E. Ph.D. PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt.

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI.

PUDUKKOTTAI - 622 303

O. S.THILAGAVATHIME.P COLLEGE FOR WOMEN

Kalekustii - 622 363, Pututional Di

Topic No	Topic Name	Books For reference	Page No	Teaching Methodology	No of periods required	Cumula tive per iod s
UNIT I	NUMBER SYSTEMS AND DIGITAL	LOGIC FA	MILIES			(6+6)
1.	Number system	T2	1	BB	1	1
2.	error detection, corrections code(Parity and Hamming code)	Т2	299	BB	2	3
3.	Digital Logic Families	Т2	399	PPT	1	4
4.	comparison of RTL, DTL, TTL, ECL and MOS families	Т2	409	PPT	3	7
5.	operation	T2	412	ВВ	2	9
6.	characteristics of digital logic family	Т2	422	ВВ	3	12
7.	Tutorial	T2	299	BB	1	13

LEARNING OUTCOME:

At the end of unit, the students will be able to

- Know the fundamentals of Number system.
- Understand the concept of Boolean Algebra.
- · Define the types of digital logic families.

JNIT	II COMBINATIONAL CIRCUITS			e ended	the second section of	(6+6
8.	Combinational logic	T2	114	BB	a bond on long	1.5
9.	representation of logic functions	T2	115	BB	2	15
10.	SOP and POS forms	T2	84	BB		10000000
11.	K-map representations	T2	72	ВВ	2	17
12.	minimization using K maps	T2	73	ВВ	2	19
13.	simplification and implementation of combinational logic	T2	78	ВВ	1	20
14.	multiplexers and de multiplexers	T2	173	BB	1	21
15.	code converters	T2	124	PPT	1	22
16.	adders	T2	116	BB	1	23
17.	subtractors	T2	121	ВВ	dass	24
18.	Encoders and Decoders	Т2	166	BB	1	25
19.	Tutorial Tutorial	T2	* 72	ВВ	1	26

Dr. S.THILAGAVATHI M.E., Ph.D., PRINCIPAL SRI BHARATHI-ENGINEERING

COLLEGE FOR WOMEN
Kaikkurchi - 822 303, Pudukkettai Dt.

PRINCIPAL
SRI BHARATHI ENGINEERING
OOLLEGE FOR WOMEN

LEARNING OUTCOME:

At the end of unit, the students will be able to

Understand the concept of combinational logic circuits.

· Analyze and implement the combinational logic circuits.

UNIT -	III SYNCHRONOUS SEQUENTIAL	CIRCUIT	S	time and the second		(6+6)
20.	Sequential logic	T2	202	BB	1	27
21.	SR, JK, D and T flip flops	T2	204	BB	2	29
22.	level triggering and edge triggering	T2	210	BB	Cold 1 teas	30
23.	counters	T2	247	BB	1	21
24.	asynchronous and synchronous type	T2	202	ВВ		31
25.	Modulo counters	T2	272	BB	1	32
26.	Shift registers	T2	264	PPT	1,	33
27.	design of synchronous sequential circuits	Т2	236	ВВ	1	34
28.	Moore and Mealy models	T2	218	BB	2	36
29.	Counters, state diagram; state reduction; state assignment	Т2	218	ВВ	2	38
30	Tutorial	T2	204	BB	sting to a	39

LEARNING OUTCOME:

At the end of unit, the students will be able to

Understand the concept of Sequential logic circuits.

· Study about flip-flops.

Design and analyze the synchronous sequential circuits.

UNIT I	V ASYNCHRONOUS SEQUEN DEVICES	TIAL CIRC	UITS AND I	PROGAMMAI	BILITY LO	GIC (6+6)
31.	Asynchronous sequential logic Circuits	Т2	341	ВВ	1	40
32.	Transition stability	T2	366	BB	1	41
33.	flow stability	T2	366	BB	Marina N	42
34.	race conditions	T2	374_	BB	eresi quicis	42
35.	hazards &errors in digital circuits	T2	379	BB	1	43
36.	analysis of asynchronous sequential logic circuits	T2	343	ВВ	1	44
37.	introduction to Programmability Logic Devices: PROM	Т2	180	ВВ	1	45
38.	PLA	T2	187	BB	1	46
39.	PAL	T2	192	BB		10
40.	CPLD	R2	628	PPT	crossal prime	47
41.	FPGA 1	R2	628	PPT	1	48
42.	ASIC(CBS)	. W3	Marine San Car	PPT	2	50
43.	Tutorial	T2	187	BB	1	51

Dr. S.THILAGAVATHI M.E., Ph.D.
PRINCIPAL

SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
Kaikkurchi - 622 303, Pudukkettai Dt.

SRI BHARATHI EMOINEERING-COLLHOE FOR A C. SEN

LEARNING OUTCOME:

At the end of unit, the students will be able to

- · Design and analyze the Asynchronous sequential circuits.
- Understand the concept of programmable logic devices.

UNIT V	/ VHDL			Transminas .		(6+6)
44.	RTL Design	R2	597	PPT	2	53
45.	combinational logic	R2	599	ВВ	2	55
46.	Sequential circuit	R2	599	ВВ	2	57
47.	Operators	R2	599	ВВ	1	58
48.	Introduction to Packages	R2	602	ВВ	1	59
49.	Subprograms	R2	602	BB	1	60
50.	Test bench(Simulation /Tutorial Examples: adders, counters, flip flops, Multiplexers & De multiplexers)	R2	605	ВВ	5	65

LEARNING OUTCOME:

At the end of unit, the students will be able to

- Understand the RTL design of FPGA.
- Know about the VHDL.
- · Program for combinational and sequential logic circuits.

COURSE OUTCOME

At the end of the course, the student should be able to:

- C202.1: Comprehend various number systems and simplify the logical expressions using Boolean functions.
- C202.2: Explain about the combinational circuits.
- C202.3: Design various synchronous sequential circuits.
- C202.4: Develop the asynchronous sequential circuits.
- C202.5: Describe about PLDs and FPGA.
- C202.6: Demonstrate the digital simulation for development of application oriented logic circuits.

CONTENT BEYOND THE SYLLABUS

ASIC

ASSESSMENT DETAILS

ASSESMENT NUMBER	I	II	III
UNIT	1st & 2nd (Half) Units	2nd (Half) & 3 rd units	4 th & 5 th units

ASSIGNMENT DETAILS	I	II	III
DATE OF SUBMISSION	19.07.2019	21.08.2019	25.09.2019

Dr. S.THILAGAVATHI M.E., Ph.D.

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 822 303, Pudukkottai Dt.

E SE

Kalskorchi - 622 303, Pudolocollei D.,

ASSIGNMENT NUMBER	UNIT	DESCRIPTIVE QUESTIONS/TOPIC
1	I,II(Half)	COMPARISON BETWEEN DIGITAL LOGIC FAMILIES, K-MAP PROBLEMS
2	II(Half),II I	SOP & POS, ENCODER & DECODER, CONVERSION OF FLIP FLOP
3	IV,V	STEPS FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS, PROGRAMS(FULL ADDER – 3MODEL)

R.R. Mi

PREPARED BY

Mrs.R.RAGADHARSHINI, AP/EEE

HOD/EEE HOD EEE

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI.

PLIDUKKOTTAI - 622 303.

Dr. S.THILAGAVATHI M.E., Ph.D.,

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt. APPROVED BY

PRINCIPAL PRINCIPAL

SRI BHARATHI ENGINEERING

COLLEGE FOR WOMEN

KAIKKURICHI - 622 303.

PUDUKKOTTAI DISTRICT

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu - 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Identification of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty : R.RAGADHARSHINI

Course Code & Name: EE8351 & Digital Logic Circuits

Degree & Program: B.E. /EEE

Semester & Section: III Academic Year: 2019 -2020 /ODD

I. Mapping of Course Outcomes with POs & PSOs.(before CBS)

Table.1 Mapping of COs. C. PSOs with POs - before CBS.

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
C202.1	2	2	1	1	1 -	-	-	-	-	1	-	1	2	_	1
C202.2	2	2	1	1	1	-	-	-	-	1	-	1	2	-	1
C202.3	2	2	1	1	1	-	-	-	-	1	-	1	2	-	1
C202.4	2	2	1	1	1	-	-	-	-	I	-	1	2	-	1
C202.5	2	2	1	1	1	-	_	-	_	1	-	1	2	-	1
C202.6	2	2	1	1	1	-	2	-	_	1	-	1	2	_	1
C202	2	2	1	1	1	-	_	-	-	1	-	1	2	-	1

II. Identification of content beyond syllabus.

Table.2 Identification of content beyond syllabus

Details of Content Beyond Syllabus(CBS) added	POs strengthened/ vacant filled	CO/Unit
ASIC	PO6(1)&PO9(1)/ Vacant filled	C202.6/filled

III. Mapping of Course Outcomes with POs & PSOs. (After CBS)

Table 3 Manning of COs C PSOs with POs often

Carman	DOL	DOG	DO2						· ·		Committee of the Commit	er CBS.		,	
Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
C202.1	2	2	1	1	1	-	-	-	-	1	-	1	2	-	1
C202.2	2	2	1	1	1	-	-	-	-	1	-	1	2	_	1
C202.3	• 2	2	1	1	1	_	-	_	_	1	-	1	2	-	1
C202.4	2	2	1	1	1	-	_	-	-	1	-	1	2	_	i
C202.5	2	2	1	1	1	-	-	-	-	1	_	1	2	_	1
C202.6	2	2	1	1	1	*2	-		*2	1	_	1	2	_	1
C202	2	2	1	1	1	*2		_	*2	1	_	1	2		1

Signature of the Faculty

Dr. S.THILAGAYATHI M.E., Ph.D.

SRI BHARÁTHI ENGINEERING COLLEGE FOR WOUTH Kalkkurchi - 522 303, Pudunkoljaj Dt.

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI. PUDUKKOTTAI - 622 303.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Assignment Question Paper

	Assignmen	t – 03	Date of Issue:	20.09.2019	Marks	20	
Course code	EE8351	Course Title	Digital Logic Ci	rcuits			
Year	II	Semester	III	Date of Submission:	25.09.2	25.09.2019	

Q.No	Questions	СО
1	Draw a PLA circuit to implement the functions	C202.5
	F 1 = AB' + AC + A'BC' and $F 2 = (AC + BC)'$.	
2	Write the VHDL program for full adder in all three types of modeling?	C202.6

R. Ryli'

Name and Signature of the Faculty Incharge

(Mrs. R. RA GIADHARSHINI)

HoD/EEE

HOD EEE

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI, PUDUKKOTTAI - 622 303.

Dr. S.THILAGAVATHI M.E., Ph.D.

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkottai Dt.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Assignment Answer Sheet

Name of the Student: NISHA K

AU Register Number: 91261810 500 5

	Assignmen	t - 03	Date of Issue:	20.09.2019	Marks	20
Course code	EE8351	Course Title	Digital Logic Ci	rcuits		
Year	II	Semester	III	Date of Submiss	ion: 25.09.	2019

Q.No	Questions	CO
	Draw a PLA circuit to implement the functions F 1 = AB'+AC+A'BC' and F 2 = (AC+BC)'.	C202.5
2	Write the VHDL program for full adder in all three types of modelling?	C202.6

Mark Allocation

Rubrics	Marks Allocated	Marks obtained
Content Quality	16	16
Presentation Quality	2	Ol
Timely submission	2	01
Total marks	20	19

R. Ry

Name and Signature of the Faculty Incharge

(MRS. R. RAGIADHARSHINI)

HoD/EEE

HOD EEE

SRI BHARATHI ENGINEERIN COLLEGE FOR WOMEN KAIKKURICHI.

PUDUKKOTTAI - 622 303.

Dr. S.THILAGAVATHI M.E., Ph.D.

PRINCIPAL
SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
Kaikkurchi - 622 303, Pudukkottai Dt.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Tutorial Question Paper

	Tutorial	- 02	Date of Issue:	01.08.2019	Marks	30
Course code	EE8351	Course Title	Digital Logic Circ	cuits		
Year	II	Semester/Section	III	Date of Submission:	06.08.2	019

Q. No	Questions						
1	Implement the following Boolean function using K-map f(A,B,C)=A'.B'.C'+A'B'C'+A'BC'+A'B'C	C202.2					
2	Convert the given expression into standard sop form also find minterms. i) f(A,B,C)=AC+AB+AC' ii) f(A,B,C)=A+B	C202.2					
3	Reduce the following function using tabulation method and verify using K map and draw the logic diagram. F(A,B,C)=A'B'C'+A'BC'+AB'C'+ABC'+ABC	C202.2					

R.Ryl

Name and Signature of the Faculty Incharge

(MAS. R. RAGIADHARSHINI)

HoD/EEE

HOD EEE

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI.

PUDUKKOTTAI - 622 303.

Dr. S.THILAGAVATHI M.E., Ph.D.,

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkottai Dt.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu - 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Tutorial Answer Sheet

Name of the Student: RAMANA R

AU Register Number: 912618105006

	Tutorial -	- 02	Date of Issue:	01.08.2019	Marks	30
Course code	EE8351	Course Title	Digital Logic Ci	rcuits		
Year	II	Semester	III	Date of Submission:	06.08.2	019

Q.No	Questions	CO
1	Implement the following Boolean function using K-map f(A,B,C)=A'.B'.C'+A'B'C'+A'B'C	C202.2
2	Convert the given expression into standard sop form also find minterms. i)f(A,B,C)=AC+AB+AC' ii)f(A,B,C)=A+B	C202.2
3	Reduce the following function using tabulation method and verify using K map and draw the logic diagram. F(A,B,C)=A'B'C'+A'BC'+ABC'+ABC'+ABC'+ABC'+ABC'+AB	C202.2

Mark Allocation

Rubrics	Marks Allocated	Marks obtained
Problem solving approach	20	18
Correctness of Answer	5	05
Timely submission	5	03
Total marks	30	26

R. R. M.

Name and Signature of the Faculty Incharge

PRINCIPAL SRI BHARATHI ENGINEERING

COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt.

(MYS. R. REGIADADRIGHINI Dr. S.THILAGAVATHIME, Ph. DRI BHARATHI ENGINEERING **COLLEGE FOR WOMEN** KAIKKURICHI. PUDUKKOTTAI - 622 303.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

4	HOTE		Kaikkurichi, P	'udukkottai	, Tamil N	adu –	622 3	03, I	ndia		
				Acade							
			ACADEMIC	THE RESERVE OF THE PARTY OF THE	The second liverage and the se		and the second of the second	Description of the second seco			
	ne of Depart	Name and the same of		Sem :	II/W		No. o	f Stuc	lents Re	gistered :	08
Det	ails of Exam	ination :	CT-1/CT-2/0	CŤ-3 / Mode	el Test						
S.No.	Course Code		List of Reg.No Verified	Course Log Book Verified (Y / N)	Course File Verified (Y / N)	No of students passed	No of Absentees	No of Failures	Pass %	-	S. Veilled-KS
١	MA8353	9126	18105007	Y	Y	6	-	2	75%.		
2	EE835	91261	8105006	Y	Y	7	-	1	87.57	٧	
3	EE8391	912618	8105004	Y	Y	8	-	-	100%		HARLES
A	EE8801	9126	18105001	Y	Y	6	-	2	75%	•	
5	ME8792	9126	18105002	Y	y	7	-	1	87.57	'	
6	EC 8353	91261	8105003	7	Y	&	-	-	100%.	_	
				Veri	fied by				-	0	
Ex	ternal Memb	er Name a	and Signature:	P.D.	·— ,[P:	Dei	ini	· S	tora, A	plewi
		e-marel entering	nd Signature:	J. Se				Land of the second		/EEE_]	
C	all Remarks: CONCEN	trate	more	on	rem	lts Ma	836	for	the & E	- Sub; E830	iects
	N 18			0	4.0					M	2

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI - 622 203.

Dr. S.THILAGAVATHIM.E., Ph.D.,
PRINCIPAL
SRI BHARATHI ENGINEERING

Coordinator

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303 Pugukkaya Di Principal

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI - 622 303. PUDUKKOTTAI DISTRICT



(Approved by AICTE, and Affiliated to Anna University, Chennai, India) Kaikkurichi, Pudukkottai – 622 303

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENINEERING

STUDENT FEEDBACK ON FACULTY

S.NO.	DESCRIPTION	SCORED OUT OF 4	SCORED OUT OF 100
-1.	The Syllabus coverage as prescribed by University.	3.88	97
2.	Technical knowledge of the teacher.	3.75	93.75
3.	Teacher's communication skill.	3.88	97
4.	Regularity in taking classes.	3.63	90.75
5.	Helping the Students in conducting the experiment through set of instructions and Demonstrations.	3.63	90.75
6.	Tendency of inviting opinion and questions on subject matter from students.	3.63	90.75
7.	Knowledge of the Teacher in latest development of field.	3.63	90.75
8.	Perfectness of Valuation.	3.75	93.75
	OVERALL SCORE	3.72	93.06

Dr. S.THILAGAVATHAME, Ph.D.,

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkoitai Dt.

Dr. S.TMH AGAVATHI M.E., Ph.D.
PRINCIPAL
SRI BRARRATHI CHGINECRING
COLLEGE FOR WORLEN
KARKUTON - 822 363, PUDHKONALDE



S.NO	REG.NO	NAME	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8
1.	912618105001	AARTHI G	4	4	4	3	3	4	4	4
2.	912618105002	AASHA R	4	4	4	4	4	4	3	4
3.	912618105003	AGARI S	4	4	3	3	4	4	4	3
4. ,	912618105004	JEEVITHA R	4	3	4	4	3	4	3	4
5.	912618105005	NISHA K	4	4	4	4	4	3	4	4
6.	912618105006	RAMANA R	4	3	4	3	4	4	3	3
7.	912618105007	SNEHA S	3	4	4	4	4	3	4	4
8.	912618105301	VINOTHINI V	4	4	4	4	3	3	4	4
		AVERAGE	3.88	3.75	3.88	3.63	3.63	3.63	3.63	3.75
		PERCENTAGE	97	93.75	97	90.75	90.75	90.75	90.75	93.75

EXCELLENT	VERY GOOD	GOOD	AVERAGE	POOR
4	3	2	1	0

R.Ry Li

Signature of the Faculty

HOD EEE

SRI BHARATHI ENGINEER! COLLEGE FOR WOMEN

KAIKKURICHI,

PUDUKKOTTAI - 622 303

Dr. S.THILAGAVATHI M.E., Ph.D., PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt.



SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI – 622 303.

Circular

Date: 23-09-2019

The third cycle test will be conducted from 03.10.2019 to 18.10.2019 for the III, V & VII semester (II, III & IV year) students. The following instructions are to be followed by the faculty members.

- Total marks for which the question paper to be set will be for 100 marks.
- It is the responsibility of the question paper setter to take the Xerox copies of the required number of question papers with the help of Ms. Anusha. G
 & Ms. Keerthana. P and it should be handed over to the Exam Coordinator Mr. J. Sathyaraj A.P/ EEE two days before their examination.
- The Exam Coordinators (exam cell) are requested to make necessary arrangements (hall arrangements, invigilation duty etc.,) for conducting the test.
- Faculty members are requested to handover the valued answer scripts to the students on or before 19.10.2019 and the class in-charges are requested to send the consolidated mark sheet along with the attendance percentage to the parents on or before 22-10-2019.

PRINCIPA

Cc:

All faculty

Exam cell

Office file

Dr. S. THILAGAVATHI M.E., Ph.D.,

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkottai Dt.



SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI – 622 303.

Circular

Date: 23-09-2019

The third cycle test will be conducted from 03.10.2019 to 18.10.2019 for the III semester (II year) B.E/ B.Tech students for 100 marks as per the timetable given below. Students are directed to prepare well and score good marks.

· Date	9.30 am -12.30 am (FN) - 1.15 pm to 4.15 pm (AN)
	CE8301 Strength of Materials I (Civil)
03.10.2019	EE8301 Electrical Machines - I (EEE)
(AN)	CS8392 Object Oriented Programming (CSE)
	MA8352 Linear Algebra and Partial Differential Equations (ECE)
10.10.2019	MA8353 Transforms and Partial Differential Equations (Civil, EEE)
(FN)	MA8351 Discrete Mathematics (CSE)
(11)	EC8352 Signals and Systems (ECE)
	CE8351 Surveying (Civil)
12.10.2019	EE8351 Digital Logic Circuits (EEE)
(FN)	CS8391 Data Structures (CSE)
	EC8351 Electronic Circuits- I(ECE)
	CE8302 Fluid Mechanics (Civil)
14.10.2019	ME8792 Power Plant Engineering (EEE)
(AN)	EC8395 Communication Engineering (CSE)
	EC8393 Fundamentals of Data Structures In C (ECE)
	CE8392 Engineering Geology(Civil)
16.10.2019	EE8391 Electromagnetic Theory (EEE)
(AN)	COACHING (CSE)
	EC8392 Digital Electronics (ECE)
10 10 2010	CE8391 Construction Materials (CIVIL)
18.10.2019	EC8353 Electron Devices and Circuits (EEE)
(AN)	CS8351 Digital Principles and System Design (CSE)
- F	EC8391 Control Systems Engineering (ECE)

Cc:

All II year B.E / B.Tech Classes

- All faculty
- Exam cell
- Notice Board
- Office file

Dr. S.THILAGAVATHI M.E., Ph.D

PRINCIPAL PATHI ENGINE

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt.

Register Number:	T		TT	T	
Register Number.					L



(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai) Kaikkurichi, Pudukkottai, Tamil Nadu - 622 303, India

	Cycle To	est - III	Date/Session	12.10.2019/FN	Marks	60
Course	code EE8351	Course Title	DIGITAL LOC	GIC CIRCUITS		
Regulati	ion 2017	Duration	90 minutes	Academic Ye	ar 201	9-2020
Year	II	Semester	III	Department	EE	E
COURS	E OUTCOMES					
CO1:	Comprehend variou	s number systems and sim	plify the logical exp	ressions using Boo	ean function	s.
CO2:		ombinational circuits.	- Company of the comp			
CO3:	Design various sync	hronous sequential circuit	s.			
CO4:	Develop the asynch	ronous sequential circuits.				
CO5:	Describe about PLI	s and FPGA.				
CO6:	Demonstrate the dis	ital simulation for develop	pment of application	oriented logic circu	rite	F12849988463

Q.No.	Question	CO	BTS
	PART A		
	(Answer all the Questions $10 \times 2 = 20 \text{ Marks}$)		
1	What is fundamental mode sequential circuit?	C202.4	K1
2	What is pulse mode circuit?	C202.4	K1
3	Draw the block diagram of asynchronous sequential circuit.	C202.4	K3
4	What is state equivalence theorem?	C202.4	K1
5	List the different techniques used for state assignment.	C202.4	K1
6	What is the structural gate-level modeling?	C202.5	K1
7	What is Switch-level modeling?	C202.5	K1
8	What are identifiers?	C202.5	K1
9	Give the different arithmetic operators?	C202.5	K1
10	What are the types of procedural assignments?	C202.5	K1
	PART B		
	(Answer all the Questions $2 \times 13 = 26 \text{ Marks}$)		
11a	Describe the steps involved in design of asynchronous sequential circuit in detail with an example.	C202.4	K2
	OR	V 1997	
11b	i) Write program in HDL to design 2 bit up/down counter.	C202.4	K2
	ii) Write the HDL program for 2:1 multiplexer in Dataflow and Behavioural description.		
12a	Write the VHDL program for 4 bit counter.	C202.5	K2
	OR		
12b	Explain the various modeling methods used in VHDL with an example.	C202.5	K2
	PART C		
	(Answer all the Questions $1 \times 14 = 14$ Marks)		
13a	i)Draw the VLSI design flowchart used for IC design and fabrication.	C202.5	K2
	ii) Write down a VHDL code for 8:1 multiplexer.		7.000
	OR		Alignet - Store
13b	i)Differentiate PAL and PLA implementations with the help of the same example $F_2(a,b,c) =$	C202.5	K2
	$\Sigma(0,1,3,4,6,7)$.		
	ii) Design a Modulo-6 asynchronous binary up-counter		

Course Faculty

(Name /Sign / Date)

(Mrs. R-RAGIODHARSHINI)

Dr. S. THILAGAVATHI M.E., Ph.D. PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt.

(Name /Sign / Date)

SRI BEMMASTIK ENGINEERRORD COLLEGE FOR WOMEN

KAIKKURICHI.

EE8351-Digital logic Circulty. Cycle Test - III Key Answer: Academie Year (2019-20) ODD SEM * Input Variables Changes of the Circuitisstable

* Inputs are levels, not pulses.

* Only onl input Can change at a given time.

2. * Enput are pulses.

* Widths of pulses are long for Circuit to respond to the input.

* Pulse width must not be so long that it is still present after the new state is reached.

Sp. Combinational Z,

logic

Nont Nembly Present SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
Kalikkurchi - 622 303, Pyliukkojtaiot.

Sequent and Sequen

4. Two states in a sequention. Sequention of sequentions. retwork are said to be equivalent if we cannot tell them apart

5. (1) Row Matching
(3) Implication charts.
(3) Successive Partitioning

- 6. It is Virtually the lowest leve of abstraction because the Switch-devel abstraction is rarely used It is used to implement the clowest leve modules in a design.
- 7. It is a spacently developed design and analysis methodology. for Mos. West Circuits.
- 8. Identifiers are the names you supply for variables, types, function and labels in your program.
- 9. '+' addition '-' subtraction '* - Multiplication = 1' - Division.
- 10. 1. Blocking Procedural Assignment.

 Man-Blocking Procedural Assignment

SRIBHARATHI ENGINEERING
COLLEGE FOR WOMEN Create a State table or
Kaikkurdhi 622 203) Pudukkattai bule ate a state from the given
Ploblem Statement.

2. Create a new leduced State Lable by removing all the ledundant States 3. Create the transition table. 4. Write the excitation and output Boolean equations and simplify them 5. Praw the logic diagram. (13m) [1.b)(i). Module my Counter (clf, rest, cout); input Clk, reset; output [: o] a out; (Bm) æg[1:0] co up =2/600; always @ Crosedge cik, negedge veset if (! reset) → else C-up = 2'600; Dr. S.THILAGAVATHIM.E., PH.D., C_Up <= C_Up + 29 bo1; SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai P assign c-out = c-up; Endmodule; 13 Di) Entity mux 8t 1 is (13m) Port (s: in bit vector (downto a); d: in bit_rector (7 downts 0);

4: out bit);


auchitecture oquation of museful is begin With 3 Select 4 (= d(o) when 000, \$ d(1) when ooi d(2) When '010', d(4) When '100', dC5) When 101, d(b) when 100, d(7) When others; 12) a) Module counter (clk, reset, up_docon, 1, d, c); input & clk, reset, l, up-down; (13) n, input [3:0) d; the clock reg [3:0] C; always @ (posedge c/t) if (veset) CK = 0; rolse of (d) c <= d; S.THILAGAVATHI M.E., Phose of Cup-down) C = C+1;

PRINCIPAL

SRI BHARATHI ENGINEERING be C = C-1;

Kaikkurchi - 622 303, Pudukkottai Dt. Kaikkurchi - 622 303, Pudukkottai Dt. End module, 12 b). 1. Pata flow (Example) 4 m 2. Structural. 4 5 m

(3)a)d) System Exceptication 491 (())(8((6)) Architectural Design Punctional Resign & Logic
Design Partitioning Circuit Design. chip planning Physical Design : Placement clock Tree Synthes Physical very & sign off Signal Routing faheication. Fining Closure Packaging & Testing SRI BHARATHI ENGINEERING 11) bjii) Entity mue 2 **COLLEGE FOR WOMEN** IN Std-logic; Post (S, W f: 007 8td-logic); End mux 2 3 Archétecture structure of mux 2 is Signal m: Itd_logic; Begin mapping: ma 2 Port Map (w(o), w(1), Slo), m(o)); End Structure;



Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

(Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

Cycle Test Answer Book

Name	NIGHA K			Year/ Semester	ILM
Reg No.	912618105005	Date/Session	12.10.19 FN	Department	EEE
Course code	EE8351	Course Title	Digital 1	ogic circuits	3
Cycle Test		CT 1	CT 2	CT 3	Model
Name and Sig	gnature of the Invigil	lator with date	Shn	VIZIONO RAME	SH RAJA . S]

1	Part	A		P	art B / Pa	rt C		
Q. No.	1	Marks	Q. NO.	1	a	/	b	Total Marks
2. 110.		Wates	Q. NO.		Marks		Marks	
1	1	2	11	/	12			12
2	/	2	12			~	12	12
3	/	2	13	V	12			12
4	~	2	14					
5	~	2	15					
6	~	2	16					
7	/	2				Gr	and Total	36
8	/	2					CMTS.	RIRAGADHA
9	1	2	2		1	R	·Ry 18/1	النا
10	/	2	(74	1"		18/1	0/19
Total		20	Gre	and T	otal		Name and	MANAGE TO THE PARTY OF THE PART

		To be fi	lled by the	examiner			
Course Outcomes	1	2	3	4	5	6	Total
Marks allotted				23	27		Ga
Marks Obtained				2.2	211		Et.
9	5					Vame and	d Signature

Dr. S:THILAGAVATHI M.E., Ph.D.,
PRINCIPAL
SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
Kaikkurchi - 622 303, Pudukkottai Dt.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25)

KAIKKURICHI, PUDUKKOTTAI - 622 303

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ACADEMIC YEAR 2019 – 2020 (ODD SEMESTER) STUDENTS MARK STATEMENT-CO BASED

CYCLE TEST-III

SUBJECT CODE &TITLE: EE8351 & Digital Logic Circuits

YEAR/SEM: II/III

MONTH & YEAR: OCT & 2019

S.NO	REG NO	STUDENT NAME	C202.4 (23)	C202.5 (37)	TOTAL (60)	TOTAL (100)
1.	912618105001	AARTHI G	22	32	54	91
2.	912618105002	AASHA R	2.6	.37	57	95
3.	912618105003	AGARIS	21	35	56	94
4.	912618105004	JEEVITHA R	22	35	57	95
5.	912618105005	NISHA K	22	34	56	94
6.	912618105006	RAMANA R	20	35	55	92
7.	912618105007	SNEHA S	20	33	53	90
8.	912618105301	VINOTHINI V	10	16	26	43

MARKS RANGE:

<20	20-30	31-40	41-50	51-60	61-70	71-80	81-90	91-100
-	_	-	1	_	_	-	1	6

Total No. of Candidates Present	0.8
Total No.of Candidates Absent	ML
Total No.of Students Pass	07
Total No. of Students Fail	01
Percentage of Pass	87.5%

Faculty Incharge

HODEEE

HOD EEE SRI BHARATHI ENGINEERING

COLLEGE FOR WOMEN
KAIKKURICHI,

PUDUKKOTTAI - 622 303.

PRINCIPAL '

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI - 622 303. PUDUKKOTTAI DISTRICT

Dr. S.THILAGAVATHI M.E., PH.D.,

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkottal Dt.



(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu - 622 303, India DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

ROOT CAUSE ANALYSIS

Name of the Faculty : Mrs. R. RAGIADHARSHINICourse Code & Name: EE 351 & Bigital Degree & Program : B.E & EEE Semester : III

Cycle Test

: I/II/III

Exam/Month & Year : OCT \$ 2019

Target

: 100 %

Achieved

: 87.5 %

S.NO	REG NO	NAME OF THE STUDENT	CAUSES FOR FAILURE	CORRECTIVE ACTION TAKEN
1.	912618105301	VINOTHINI V	Due to health	Advised to Lake care of hea and study well.
2.				
3.				
4.				
5.				
6.				

Signature of the Faculty Member

Dr. S.THILAGAVA

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkettai Dt.

Signature of the HoD/EEE

- HOD EEE

SRI BHARATHI ENGINEERING **COLLEGE FOR WOMEN** KAIKKURICHI.

PUDUKKOTTAI - 622 303.



SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI – 622 303.

Circular

Date: 19.10.2019

Retest for third cycle test will be conducted from 21.10.2019 to 23.10.2019 for the III, V & VII semester (II, III & IV year) students.

The following instructions are to be followed by the faculty members.

- Total marks for which the question paper to be set will be for 50 marks.
 (PART A 5X2=10, PART B 2X13=26 & PART C 1X14=14)
- It is the responsibility of the question paper setter to take the Xerox copies of the required number of question papers.
- Concerned Faculty members are requested to conduct the examination as per the scheduled and handover the valued answer scripts to the students on or before 24.10.2019.

PRINCIPAL

Cc:

All faculty

Exam cell

· Office file

Dr. S.THILAGAVATHKM.E., Ph.D.,

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkottai Dt.



SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI – 622 303.

Circular .

Date: 19.10.2019

Retest for third cycle test will be conducted from 21.10.2019 to 23.10.2019 for the III semester (II year) B.E students for 50 marks as per the time table given below. Students are directed to prepare well and score good marks.

Data	10.00 am -11.30 am	2.30 pm -04.00 pm
Date 21.10.2019	MA8353-Transforms and Partial Differential Equations (CIVIL/EEE) EC8393-Fundamentals of Data Structures in C (ECE) EC8395-Communication	CE8391-Construction Materials (CIVIL) EC8351-Electronic Circuits I (ECE) ME8792-Power Plant Engineering (EEE)
22.10.2019	Engineering(CSE) CE8301-Steength of Materials-I (CIVIL) CS8351-Digital Principles and System Design (CSE) EC8352- Signals and Systems (ECE) EC8353-Electron Devices and	CE8351-Surveying(CIVIL) CS8391-Data Structures-(CSE) EC8391-Control System Engineering (ECE) EE8301-Electrical Machines-I(EEE)
23.10.2019	Circuits(EEE) CE8302-Fluids Mechanics(CIVIL) MA8351-Discrete Mathematics (CSE) MA8352- Linear Algebra and Partial Differential Equations (ECE) EE8351-Digital Logic Circuits(EEE)	CE8392-Engineering Geology (CIVIL) CS8392-Object Oriented Programming(CSE) EC8392-Digital Electronics (ECE) EE8391-Electromagnetic Theory(EEE)

Cc:

- All II year B.E Classes
- All faculty
- Exam cell
- Notice Board
- · Office file

PRINCIPAL

Dr. S.THILAGAVATHI M.E., Ph.D., PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkettai Dt.

r		 	 				
	Register Number:				7.0		



(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai)

Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

	Cy	cle Test – I	II (Retest)	Date/Session	23.10.2019/FN	Marks	50
Course	code EE	8351	Course Title	DIGITAL LOC	GIC CIRCUITS		
Regulat	ion 20	17	Duration	90 minutes	Academic Ye	ar 2019-	2020
Year	II		Semester	III	Department	EEE	
COURS	E OUTCOM	ES					
CO1:	Compreh	end various	number systems and sim	plify the logical exp	ressions using Bool	ean functions	
CO2:	Explain a	out the cor	nbinational circuits.		Toolone doing 2001	can ranctions.	
CO3:	Design va	rious synch	ronous sequential circuit	S.			
CO4:			onous sequential circuits.				
CO5:			and FPGA.				
CO6:			tal simulation for develop	ment of application	oriented legis singu	it.	

Q.No.	Question	CO	BTS
	PART A		
1	(Answer all the Questions $5 \times 2 = 10 \text{ Marks}$)		
1	What is state equivalence theorem?	C202.4	K1
2	What is pulse mode circuit?	C202.4	K1
3	What is Switch-level modeling?	C202.4	K1
4	List the different techniques used for state assignment.	C202.5	K1
5	What are identifiers?	C202.5	K1
	PART B		
	(Answer all the Questions 2 x 13 = 26 Marks)		
6a	Describe the steps involved in design of asynchronous sequential circuit in detail with an example.	C202.4	K2
	OR	1	112
6b	i) Write program in HDL to design 2 bit up/down counter.	C202.4	K2
	ii) Write the HDL program for 2:1 multiplexer in Dataflow and Behavioural description.	0202.4	142
7a	Write the VHDL program for 4 bit counter.	C202.5	K2
	OR	C202.3	I K2
7b	Explain the various modeling methods used in VHDL with an example.	C202.5	K2
	PART C	C202.3	NZ
	(Answer all the Questions 1 x 14 = 14 Marks)		
8a	i)Draw the VLSI design flowchart used for IC design and fabrication.	C202.5	V2
	ii) Write down a VHDL code for 8:1 multiplexer.	C202.5	K2
	OR OR		
	OK .		
8b	i)Differentiate PAL and PLA implementations with the help of the same example $F_2(a,b,c) =$	C202.5	K2
	$\Sigma(0,1,3,4,6,7)$.	C202.3	K2
	ii) Design a Modulo-6 asynchronous binary up-counter		

Course Faculty

(Name /Sign / Date)

(MEC. R. RAGIADHARCHINI)

HoD PESTION

(Name /Sign / Date)

(Mas. & SUSILADEVI)

GRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI - 622 303.

Dr. S.THILAGAVATHI M.E., Ph. b.,

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kalkkurchi - 622 303, Pudukkottai Dt.



(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) KAIKURICHI, PUDUKKOTTAI -622 303

ACADEMIC YEAR 2019-2020--- ODD SEMESTER ATTENDANCE SHEET FOR RETEST

RETEST FOR CYCLE TEST-III

PROGRAM

: B.E / EEE

SUBJECT CODE & TITLE : EE8351 & Digital Logic Circults
DATE :23/10/19

SI .NO	REG.NO	NAME	SIGNATURE
1	912618105301	VINOTHINI V	V. Venothi

R.R.HL.

SIGNATURE OF THE FACULTY

HOD EEE

SRI BHARATHI ENGINEERINC **COLLEGE FOR WOMEN**

KAIKKURICHI. PUDUKKOTTAI - 622 303.

Dr. S.THILAGAVATHI M.E., Ph.D., PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

Kaikkurchi - 622 303, Pudukkottai Dt.

(Approved by AICTE, New Delhi and affiliated to Anna University, Chennai) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

Cycle Test (Retest) Answer Book

Name	NHHTONIN	V		Year/ Semester	TI
Reg. No	912618105301	Date/Session	23/10/19/FN	Department	EEE
Course code	EE8351	Course Title	Digital L	ogic Circuits	
Cycle Test (F	Retest)	CT 1		V	Aodel
Name and Sig	gnature of the Invigi	lator with date	R.R.	12012 (Mas. R. L	Ragadharshi

	Part .	A		Part B / Part C			Part B / Part C			rt B / Part C		
Q. No.	~	Marks	Q. NO.	/	a	1	b	Total Marks				
2.110.		Maiks		Marks								
1	V	2	11	/	12			12				
2	V	2:	12	V	- 11			11				
3	~	2	13			~	12	12				
4	~	2	14									
5	~	2	15									
6			16									
7						Gı	and Total	35				
8												
9						R	Ref	1.				
10			(20	1.	1	M15. P.	119 kagadhas Signature ner with date				
Total		10	C	and T	atal		Name and	Signature				

		To be fi	lled by the	examiner			
Course Outcomes	CO1	CO2	CO3	CO4	CO5	CO6	Total
Marks allotted				19	18		FO
Marks Obtained				18	07		11
		C Audit - Re				Name and of the IQA	Signatur C membe

Dr. S:THILAGAVATHI M.E., Ph.D., \
PRINCIPAL
SRI BHARATHI ENGINEERING
COLLEGE FOR WOMEN
Kalkkurchi - 622 303, Pudukkottai Dt.

(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) KAIKKURICHI, PUDUKKOTTAI - 622 303

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING ACADEMIC YEAR 2019 - 2020 (ODD SEMESTER)

STUDENTS MARK STATEMENT- CO BASED

CYCLE TEST-III (Retest)

SUBJECT CODE &TITLE: EE8351 & Digital Logic Circuits

YEAR/SEM: II/III

MONTH & YEAR: OCT & 2019

S.NO	REG NO	STUDENT NAME	C202.4 (19)	C202.5 (31)	TOTAL (50)	TOTAL (100)
1.	912618105301	VINOTHINI V	18	27	45	90

MARKS RANGE:

<20	20-30	31-40	41-50	51-60	61-70	71-80	81-90	91-100
-	-	-		_	_	-	1	

Total No. of Candidates Present	1
Total No.of Candidates Absent	NIL
Total No.of Students Pass	1
Total No. of Students Fail	NIL
Percentage of Pass	100%

R.R.HL **FACULTY INCHARGE**

COLLEGE FOR WOMEN KAIKKURICHI.

PUDUKKOTTAI - 622 303.

PRINCIP

SRI BHARATHI ENGINEERING SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI - 622 303.

PUDUKKOTTAI DISTRICT

Dr. S.THILAGAVATHI M.E., Ph.D.

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt.



(Approved by AICTE, New Delhi and Affiliated to Anna University, Chennai-25) Kaikkurichi, Pudukkottai, Tamil Nadu – 622 303, India

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

ACADEMIC YEAR 2019 - 2020 (ODD SEMESTER)

FINAL INTERNAL STUDENTS MARK STATEMENT(Out of 20)

SUBJECT CODE &TITLE: EE8351 & Digital Logic Circuits

YEAR/SEM: II/III

S.NO	REG NO	STUDENT NAME	TOTAL (20)
1.	912618105001	AARTHI G	17
2.	912618105002	AASHA R	18
3.	912618105003	AGARI S	18
4.	912618105004	JEEVITHA R	19
5.	912618105005	NISHA K	18
6.	912618105006	RAMANA R	18
7.	912618105007	SNEHA S	17
8.	912618105301	VINOTHINI V	17

FACULTY INCHARGE

HoD/EEE

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN

KAIKKURICHI, PUDUKKOTTAI - 622 303.

Dr. S. THILAGAVATHI ME., Ph.D.

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt. PRINCIPAL

PRINCIPAL

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI - 622 303. PUDUKKOTTAI DISTRICT



(Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai)

Department of Electrical and Electronics Engineering

Internal Assessment -Attainment of Course Outcomes (Through Direct Assessment)

				ACA	DEMI	C YEA	R - 20	19 - 2	020														BA	тсн					2018 - 20	022		
cou	RSE CODE/TITLE	EE8351 / DIGITAL LOGIC CIR	CUITS		94																	COI	URSE	OUTC	OME		1	2	3	4	5	6
	YEAR/SEM	11/111															2(0)						TARC	GET(%)		65	65	65	65	65	65
CC	COURSE	RAGADHARSHINLR														722						то	TAL S	TREN	GTH				8			
		Level												100				Ra	nge												11	
		1												ı	UP TO	60%	of the	studen	ts scor	red mo	re than	targe	et									
AIIA	AINMENT LEVEL	2		61 - 79% of the students scored more than target																												
		3					*	181						80	% & A	BOVI	of th	e stude	nts so	ored r	nore th	an tai	rget				Artes Section 1					
			IA	T 1 - MARKS ALLOTED IAT 2 - MARKS ALLOTED IAT 3 - MARKS ALLOTED Assignment / Mini Project / Tutorial / Seminar								orial /		TOTAL COURSE OUTCOME																		
NO	REG NO	NAME OF THE STUDENT	CI	C2	C3	C4	C5	C6	C1	C2	C3	C4	C5	C6	CI	C2	C3	C4	C5	C6	C1	C2	СЗ	C4	C5	C6	CI	C2	С3	C4	C5	(
			60	40							40	60							60	40		10	10			10	60	50	50	60	60	5
1	912618105001	AARTHI G	51	34							34	51							55	36		7	8			8	51	41	42	51	55	1.4
2	912618105002	AASHA R	52	35							36	53							57	38		9	8			7	52	44	44	53	57	
3	912618105003	AGARI S	51	34							34	52							56	38		8	8			8	51	42	42	52	56	4
4	912618105004	JEEVITHA R	55	37							37	56							57	38		9	7			8	55	46	44	56	57	-
5	912618105005	NISHA K	53	36				3			37	55							56	38		9	9			9	53	45	46	55	56	1
6	912618105006	RAMANA R	51	34							36	54							55	37		9	8			9	51	43	44	54	55	-
7	912618105007	SNEHA S	48	32							34	51							54	36		9	7			9	48	41	41	51	54	4
8	912618105301	VINOTHINI V	48	32							33	50							54	36		8	9			9	48	40	42	50	54	1
											7		_					CO's									39.0	32.5	32.5	39.0	39.0	3
		Course Outcomes Vs Att	tainment	Level											1						Targe		ic	. "			8	8	8	- 8	8	
4	7															Perce	entage		Attain		bove Ta	irget					100.0	100.0	100.0	100.0	100.0	10
항 3.5	3	3 3	- 3	3		3			3			-				CO	ettei				the Gra	-1		-	-	-	3	3	3	3	3	+

3 2.5 2 1.5 0.5 Course Outcomes (C1, C2, C3, C4, C5 & C6)

Faculty Incharge

Dr. S.THILAGAVATHIM.E.,Ph.D.

PRINCIPAL

SRI BHARATHI ENGL : FERING COLLEGE FOR W.

Kaikkurchi - 622 303, Pudunapula: Dt



(Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai) **DEPARTMENT OF EEE**

COURSE OUTCOME ATTAINMENT - UNIVERSITY EXAMINATION

ACADEMIC YEAR: 2019 - 2020 (ODD SEM)

YEAR/SEM: II/III

Batch: 2018-2022

SUBJECT: EE8351 - DIGITAL LOGIC CIRCUITS

CO Attainment Level: 1 - (UPTO 60%) 2- (61%-79%)

3-(80% and Above)

TOTAL STRENGTH:

s.no	Register No	NAME	Univ. Grade
1	912618105001	AARTHI G	В
2	912618105002	AASHA R	В
3	912618105003	AGARI S	В
4	912618105004	JEEVITHA R .	В
5	912618105005	NISHA K	B+
6	912618105006	RAMANA R	В
7	912618105007	SNEHA S	U
8	912618105301	VINOTHINI V	U

No of students above the target	6	
Target for course outcome Attainment	60	8
No. of UA Grade	0	0
No. of U Grade	2	2
No. of B Grade	5	5
No. of B+ Grade	- 1	1
No. of A Grade	0	0
No. of A+ Grade	0	0
No. of O Grade	0	0

R.R.HLi **Faculty Incharge**

HOD EEE RI BHARATHI ENGINEERING COLLEGE FOR WOMEN KANKKURICHI, PUDUKKOTTAI - 622 308,

Dr. S.THILAGAVATHI M.E., Ph.D., **PRINCIPAL**

SRI BHARATHI ENGINEERING COLLEGE FOR WOMEN Kaikkurchi - 622 303, Pudukkottai Dt. Overall Attainment Sheet - COs - POs & PSOs attainment calculation

со	CO-Attainment Internal (CO-INT) (Avg. Attainment of All section) (%)	CO-Attainment University (CO-UNI) (Avg. Attainment of All section) (%)	Direct CO Attainment (0.20xCO-INT + 0.80xCO-UNI) (%)	CO Attainment Level
C202.1	100.0	75.00	80.0	3
C202.2	100.0	75.00	80.0	3
C202.3	100.0	75.00	80.0	3
C202.4	100.0	75.00	80.0	3
C202.5	100.0	75.00	80.0	3
C202.6	100.0	75.00	80.0	3

PO2

Expected CO-PO Level

Course	POI	PO2	PO3	PO4	PO5	PO6	PO7 -	PO8	PO9	POIO	PO11	PO12	PSO1	PSO2	PSO3
C202.1	2	2	1	1	1					1		1	2		1
C202.2	2	2	1	1	1					1		1	2	-	1
C202.3	2	2	1	1	1					1		1	2		1
C202.4	2	2	1	1	1		-		-	1	-	1	2		1
C202.5	2	2	1	1	1		-			1		1	2		1
C202.6	2	2	1	1	1		-			1		1	2		1
C202	2	2	1	1	1			-	-	1		1	2	-	1

10	Attainment Level											
PO3	PO4	PO5	P06	PO7	POS	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
1	1	1	-	-	-		1		1	2	-	1
1	1	1		-	-	-	- 1		1	2	-	1
1	1	1		-			1		1	2	-	1
1	1	1		-		-	1		1	2	-	1

Course	101	102	103	104	ros	LOO	PO/	POS	POY	POID	POII	POIZ	PS01	PSO2	PSO3
C202.1	2	2	1	1	1	-		-		1		1	2	-	1
C202.2	2	2	1	1	1				-	1		1	2	-	1
C202.3	2	2	1	1	1	-	-			1		1	2	-	1
C202.4	2	2	1	1	1	-	-			1		1	2	-	1
C202.5	2	2	1	1	1					1		1	2	-	1
C202.6	2	2	1	1	1					1		1	2	-	1
C202	2	2	1	1	1	-				1	-	1	2	-	1
			Attain	ment of POs and PSOs:											
Course Code	PO1	PO2	PO3	PO4	PO5	P06	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3

Course Code	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
C202	2	2	1	1	1		-		-	. 1		1	2	-	1
Attainment	2	2	1	1	1	-	-		-	1		1	2	200	1

Comments by Program Coordinator	1. 2.
Remarks by HoD	

Course

Name and Signature

PO1

of the Faculty Member
R. RAGIADHARSHINI

Dr. S.THILAGAVATHI M.E., Ph.D., PRINCIPAL

SRI BHARATHI ENGINEERING **COLLEGE FOR WOMEN** Kaikkurchi - 622 303, Pudukkottai Dt.

HOD EEE . BHARATHI ENGINEERING COLLEGE FOR WOMEN KAIKKURICHI, PUDUKKOTTAI - 622 303.